9 тысяч подписчиков
268 видео
4. Branch Target Buffers
12. Implementing Multiplication
30. IEEE-754 Floating-Point Format
4-2. I-Type Format
31-a. IEEE 754 Denormalized Floating Point Format Example 1
4-1-c. Tomasulo's Algorithm Processing Example 3
4-1-b. Tomasulo's Algorithm Processing Example 2
1. Introduction to the Single-Cycle Architecture
4-2. Tomasulo's Algorithm Register Renaming
7-1. Building a 32-bit Adder
3. Introduction to Issues in Memory
15. Clock Signals
25-b. Multiplication in Base 6
28-c. Two's Complement Integer Format Example 3
13. Implementing Division
17. Building a D Latch
3. Dynamic Multiple Issue Processors
3-c. Input Example 1 Integers
25-a. Building a Times Table for Base 6
13-1. Improving the Division Hardware
8. Implementing Subtraction
3-2. Synchronous Bus Protocol: Write Timing
6. Bus Arbitration
1-a. Memory Mapped I／O Example 1
2. Endian-ness
18. Building a D Flip-Flop
4. Arithmetic Operations
3-7. Conclusion
1. Introduction to the Memory Hierarchy
10. Comparison Operations
12-1. Improving the Multiplication Hardware
3-6. Virtual Memory
3-2. Speculation
14. Floating-Point Arithmetic
3-4. Replacement
3-1. Locality
16. Building Memory Structures
18. Logical Operations
7. Building a 1-bit Adder
4-1-a. Tomasulo's Algorithm Processing Example 1
4. Tomasulo's Algorithm
3-1. Synchronous Bus Protocol: Read Timing
11. Detecting Overflow
1-b. Memory Mapped I／O Example 2
4. Instruction Format Introduction
10-c. Stuck at 0 ／ Stuck at 1 Fault Example 3
10-b. Creating Recursive Functions Example 2 Fibonacci
4. Multi-Cycle Synchronous Bus Protocol
4-1. Multi-Cycle Synchronous Bus Protocol: Realistic Timing
13-a. 1-Dimensional Arrays Example 1
