Circuitrix | Become a VLSI Engineer

LTSpice simulation of CMOS XOR gate

#Cisco

#Micron

Western Digital Placement Guide - Package, Interview Questions and Process

How to get a hardware internship at

Clock Gating Violations - setup, hold timing and violations (Static Timing Analysis Puzzle)

Why is NMOS not used as pull-up circuit in CMOS logic?

LTSpice simulation of CMOS XOR gate

Toggle T flip-flop from multiplexers (TFF from mux)

#Qualcomm

Mod 10 even counter using flip-flops

Coding a 4:1 mux using verilog HDL code

XOR gate from multiplexers (XOR from 2:1 mux)

D flip-flop from multiplexers (DFF from mux)

Number of minterms and maxterms for n input variables - VLSI

NMOS Pass Transistor Logic (NMOS PTL) AND gate