Knowledge Unlimited

NVIDIA Interview Experience | Offline Process | Senior ASIC Engineer | N. Ex. T Program

Static Timing Analysis Example Question || STA 11 ||

Negative Setup time and Hold time || STA 10

Setup time and Hold time Question series || STA 9 || DigiQ

Setup time & Hold time Interview Questions || STA 8 || DigiQ

Setup time Interview questions || STA 7 || DigiQ

Skew Timing Analysis || STA Tutorial6 || positive & Negative Skew Analysis @knowledgeunlimited

Hold Time Analysis || STA Tutorial5 || @knowledgeunlimited

Setup time example || STA Tutorial4 || Example Question

Setup Time Analysis continued || STA Tutorial 3 || @knowledgeunlimited

Setup Time Analysis continued || STA Tutorial 2 ||

Setup time Analysis || STA Tutorial 1 ||@knowledgeunlimited @VLSI

FPGA Dumping || Hardware Implementation ||

Xilinx- installation and introduction

Tutorial 2: Verilog code of Half adder using Data flow level of abstraction

Tutorial 25: Verilog code of 8 to 3 Encoder||

Tutorial 1: Verilog code of Half adder in structural level of abstraction

Closed loop Transfer function derivation

Synchronous 2 bit down counter and Up-down counter

Tutorial 13: Verilog code of Full adder using using half adder/ Instantiation concept

Tutorial 27: Verilog code of D Flip Flop ||

Tutorial 10: Verilog code of Full subtractor using structural level of abstraction

Frequency Modulation using LabVIEW

Xilinx- verilog code for Halfadder

Tutorial 18: Verilog code of 2 to 1 mux using Case statement/ VLSI

Array max and min using NI LabVIEW

Tutorial 4: Verilog code of Full adder using structural level of abstraction

verilog code for fulladder

Voltage amplifier - VCVS ( voltage controlled voltage source)

D flip-flop to JK flip-flop conversion

Location of poles of an Underdamped second order system

Transresistance Amplifier- CCVS( Current Controlled voltage source)

NPTEL certification without watching videos || Tips to get good percentage

Current Amplifier-CCCS(Current Controlled Current Source)

Tutorial 35: Verilog code of serial In serial Out Shift Register ||

Tutorial 17: Verilog code of 2 to 1 mux using ternary operator/ Data flow level of abstraction