Engineering Enigma

Half Adder in Verilog (Dataflow + Structural Modeling) | Full Code & Simulation

555 Timer IC in Bistable Mode

Full Adder in Verilog using Half Adder Modules | Full Code & Simulation