27 тысяч подписчиков
27 видео
UVM Interview Questions What is UVM factory? What is factory override and override types?
UVM Questions: What is p_sequencer or m_sequencer?
UVM Ques: Describe the handshake between uvm_sequence, uvm_sequencer, uvm_driver and interface/DUT?
How and why is configuration database (config_db) used? What are the set and get functions?
UVM Questions: What is the difference between UVM create and new() , UVM object and component?
UVM Question: What is a UVM config db ?
What is a virtual sequencer/sequence? What is the difference between a virtual sequencer/sequence?
System Verilog Interview Question: Write a task to generate a clock with the given frequency in MHz?
What is a UVM sequence (uvm_sequence) ? UVM sequence coding example.
UVM Question: What is the difference between UVM transaction and UVM sequence item?
System Verilog Interview Question: Write the code for D-Flip Flop in System Verilog?
UVM Questions: Can you describe different phases and sub-phases of a UVM component?
System Verilog Interview Question: Write SV function to swap two variables
Write SV function to swap two variables without using a temp variable
System Verilog Interview Question: What is the difference between a Verilog/SV Task and Function?
System Verilog Interview Question: Data Types Interview Questions Part 1
