Mastering in VLSI

Half Adder & Full Adder using Verilog gate level modelling and VHDL structural modelling

Modelsim simulation software demonstration

VERILOG LANGUAGE ELEMENTS - Identifier, Comments, Format, System,Tasks,Functions,Compiler Directives