Initial statement in verilog with examples | Initial and Always blocks (Part 1)
verilog Procedural assignments in Behavioral modeling, initial and always procedural statements.
In this video, you can find, how to use always statement and initial statement.
_______________________ Playlists___________________________________________
VLSI Design : • VLSI Design
Verilog HDL : • Verilog HDL
Basic Electronics : • Basic Electronics BBEE103/203 VTU
Network Security : • Playlist