Learn About VC Formal Apps: Sequential Equivalence Checking (SEQ) | Synopsys
Synopsys VC Formal SEQ app performs sequential equivalence checking of two RTL designs, after register retiming, insertion of clock gating for power optimization, or other microarchitecture changes.
Learn more about Synopsys: https://www.synopsys.com/
Subscribe: / synopsys
Follow Synopsys on Twitter: / synopsys
Like Synopsys on Facebook: / synopsys
Follow Synopsys on LinkedIn: / synopsys