15.1 Modeling Latches and Flip-Flops in Verilog
This video shows how to model latches and flip-flops with synchronous or asynchronous reset. It also explains the difference between blocking and non-blocking procedural assignment.
This video shows how to model latches and flip-flops with synchronous or asynchronous reset. It also explains the difference between blocking and non-blocking procedural assignment.