Counters Theory & Verilog code writing with Testbench | Detailed Explanation | VLSI Interview Guide
In this video, we have covered the counters theory with different types, applications, and verilog code writing. A detailed explanation has provided with testbench writing, simulation result and generated waveforms. 4 different variations has covered:
1. Up Counter
2. Up-Down Counter
3. Up mod-12 Counter
4. Counter 3 to 12
------------
Join our Telegram group for more discussion and get some outstanding materials for exams and interviews along with job/internship opening update : https://t.me/joinchat/9q2ZFEfADY5lZWVl
Don't miss the Verilog videos-
Verilog Complete Tutorial in English:
Introduction to HDL | What is HDL? | #1 | Verilog in English
• Introduction to HDL | What is HDL? | #1 | ...
Level of abstraction in Verilog | #2 | Verilog in English
• Level of abstraction in Verilog | #2 | Ver...
Modules and Instantiation in Verilog | #3 | Verilog in English
• Modules and Instantiation in Verilog | #3 ...
Simulation, Synthesis and Design methodology in Verilog | #4 | Verilog in English
• Simulation, Synthesis and Design methodolo...
Data types in Verilog | #5 | Introduction | Verilog in English | VLSI Point
• Data types in Verilog | #5 | Introduction ...
Net Data type in Verilog | #6 | Verilog in English | VLSI Point
• Net Data type in Verilog | #6 | Verilog in...
Reg Datatype in Verilog | # 7 | Verilog in English | VLSI Point
• Reg Datatype in Verilog | # 7 | Verilog in...
Vectors, Arrays, Memories, Parameters, Strings in Verilog | #8 | verilog in English | VLSI Point
• Vectors, Arrays, Memories, Parameters, Str...
Operators in Verilog | #9 | Verilog in English | VLSI Point
• Operators In Verilog | #9 | Verilog in Eng...
Practice-Set | #10 | Verilog in English | VLSI Point
• Practice-Set | #10 | Verilog in English | ...
Gate Level Modeling | #11 | Verilog in English | VLSI Point
• Gate Level Modeling | #11 | Verilog in En...
Dataflow Modeling | #12 | Verilog in English | VLSI Point
• Dataflow Modeling | #12 | Verilog in Engli...
Behavioral Modeling | #13 | Verilog in English | VLSI Point
• Behavioral Modeling | #13 | Verilog in En...
Compiler directive & System tasks in Verilog | #14 | Verilog in English
• Compiler directive & System tasks in Veril...
Task and Functions in Verilog | #15 | Verilog in English
• Task and Functions in Verilog | #15 | Ver...
Test Bench writing in Verilog | #16 | Verilog in English | VLSI POINT
• Test Bench writing in Verilog | #16 | Ver...
------------
Verilog Complete Tutorial in Hindi:
Introduction to HDL | What is HDL? | #1 | Verilog in Hindi
• Introduction to HDL | What is HDL? | #1 | ...
Level of abstraction in Verilog | #2 | Verilog in Hindi
• Level of abstraction in Verilog | #2 | Ver...
Modules and Instantiation in Verilog | #3 | Verilog in Hindi
• Modules and Instantiation in Verilog | #3 ...
Simulation, Synthesis and Design methodology in Verilog | #4 | Verilog in Hindi
• Simulation, Synthesis and Design methodolo...
Data types in Verilog | #5 | Introduction | Verilog in Hindi | VLSI Point
• Data types in Verilog | #5 | Introduction ...
Net Data type in Verilog | #6 | Verilog in Hindi | VLSI Point
• Net Data type in Verilog | #6 | Verilog in...
Reg Datatype in Verilog | # 7 | Verilog in Hindi | VLSI Point
• Reg Datatype in Verilog | # 7 | Verilog in...
Vectors, Arrays, Memories, Parameters, Strings in Verilog | #8 | verilog in Hindi | VLSI Point
• Vectors, Arrays, Memories, Parameters, Str...
Operators in Verilog | #9 | Verilog in Hindi | VLSI Point
• Operators in Verilog | #9 | Verilog in Hin...
Practice-Set | #10 | Verilog in Hindi | VLSI Point
• Practice-Set | #10 | Verilog in Hindi | VL...
Gate Level Modeling | #11 | Verilog in Hindi | VLSI Point
• Gate Level Modeling | #11 | Verilog in Hi...
Dataflow Modeling | #12 | Verilog in Hindi | VLSI Point
• Dataflow Modeling | #12 | Verilog in Hindi...
Behavioral Modeling | #13 | Verilog in Hindi | VLSI Point
• Behavioral Modeling | #13 | Verilog in Hi...
Compiler directive & System tasks in Verilog | #14 | Verilog in Hindi
• Compiler directive & System tasks in Veril...
Task and Functions in Verilog | #15 | Verilog in Hindi
• Task and Functions in Verilog | #15 | Ver... discussed
Test Bench writing in Verilog | #16 | Verilog in Hindi | VLSI POINT
• Test Bench writing in Verilog | #16 | Ver...
#careerinvlsi #electronicsinterviewguide #countersverilogcode