In this video we have learned about the fundamentals of FPGA. FPGA stands for field programmable gate array which is very simple and easy to use. FPGA is a very important topic for both undergraduates and post graduate students. Following topics have been covered in this video:
IC Classification
What is FPGA
FPGA Design Flow
FPGA vs ASIC
FPGA Application
References : www.xilinx.com , www.ni.com
Join our Telegram group for more discussion and get some outstanding materials for exams and interviews along with job/internship opening update :
https://t.me/joinchat/9q2ZFEfADY5lZWVl
------
Don't miss the verilog tutorial videos for beginners:
Introduction to HDL | What is HDL? | #1 | Verilog in Hindi
• Introduction to HDL | What is HDL? | #1 | ...
Level of abstraction in Verilog | #2 | Verilog in Hindi
• Level of abstraction in Verilog | #2 | Ver...
Modules and Instantiation in Verilog | #3 | Verilog in Hindi
• Modules and Instantiation in Verilog | #3 ...
Simulation, Synthesis and Design methodology in Verilog | #4 | Verilog in Hindi
• Simulation, Synthesis and Design methodolo...
Data types in Verilog | #5 | Introduction | Verilog in Hindi | VLSI Point
• Data types in Verilog | #5 | Introduction ...
Net Data type in Verilog | #6 | Verilog in Hindi | VLSI Point
• Net Data type in Verilog | #6 | Verilog in...
Reg Datatype in Verilog | # 7 | Verilog in Hindi | VLSI Point
• Reg Datatype in Verilog | # 7 | Verilog in...
Vectors, Arrays, Memories, Parameters, Strings in Verilog | #8 | verilog in Hindi | VLSI Point
• Vectors, Arrays, Memories, Parameters, Str...
Operators in Verilog | #9 | Verilog in Hindi | VLSI Point
• Operators in Verilog | #9 | Verilog in Hin...
Practice-Set | #10 | Verilog in Hindi | VLSI Point
• Practice-Set | #10 | Verilog in Hindi | VL...
Gate Level Modeling | #11 | Verilog in Hindi | VLSI Point
• Gate Level Modeling | #11 | Verilog in Hi...
Dataflow Modeling | #12 | Verilog in Hindi | VLSI Point
• Dataflow Modeling | #12 | Verilog in Hindi...
Behavioral Modeling | #13 | Verilog in Hindi | VLSI Point
• Behavioral Modeling | #13 | Verilog in Hi...
Compiler directive & System tasks in Verilog | #14 | Verilog in Hindi
• Compiler directive & System tasks in Veril...
Task and Functions in Verilog | #15 | Verilog in Hindi
• Task and Functions in Verilog | #15 | Ver...
Reference - Verilog HDL : A Guide to Digital Design and Synthesis
By Samir palnitkar