Implementing AXI in Verilog Part 1: Slave Interface
In this video I describe the interface to a Verilog module for an AXI slave that controls access to a RAM.
In this video I describe the interface to a Verilog module for an AXI slave that controls access to a RAM.