This video shows you how to simulate a half-adder, with test-bench, using the iVerilog mode on EDAPlayground.
Note that the original code has an intentional error in it to make the test bench fail. The code, with fix, is shown in this video.
Original code: https://verilogguide.readthedocs.io/e...