Learn VERILOG for VLSI Placements for FREE | whyRD
Learn Verilog with Practice : https://www.whyrd.in/s/store A realistic approach for learning Verilog in 30 days
This video resources :
_____________________________________________________
Verilog Sample questions/concepts: http://www.asic.co.in/Index_files/ver...
http://www.asic-world.com/verilog/que...
Verilog nptel : • Lecture 1 Introduction to Hardware Mo...
How much coding do you need: • Do VLSI Engineer need Coding ? | How ...
Practice Verilog for free: HDLbits : https://hdlbits.01xz.net/wiki/Main_Page
Bonus Resource:
Quora profile of Palash: https://www.quora.com/profile/Palash-...
_____________________________________________________________________
Watch Next:
VLSI internview tutorials playlist : • EP1:Trending questions on CMOS invert...
VLSI Design EDA for free : • Practice VLSI design for free | open ...
Best 10 Free VLSI courses: • 10 Best NPTEL Course for VLSI Industr...
Ingredient for strong VLSI CV: • VLSI Hackathon/Marathon | Advantages ...
How Much coding did a VLSI engineer need: • Do VLSI Engineer need Coding ? | How ...
VLSI future of workplace: • Is WFH is Past for VLSI Industry |Wha...
VLSI vs PSU: • Electronics Engineer's Best Career Pa... VLSI front end vs back end: • VLSI All Jobs Explained | Which one i... Best 10 VLSI courses: • 10 Best NPTEL Course for VLSI Industr...
Will automation will kill VLSI: • VLSI Future in the age of AI | Curre...
___________________________________________________________________
You need just 30 days to learn the language of VLSI design, a must for all front-end digital profile jobs and also a must-know domain for all VLSI engineers.
About myself: Hi, I am Rajdeep Mazumder, I did my MTech from IIT Delhi in Radiofrequency design and technology. Presently I am working as a hardware engineer with Intel. I am an engineering enthusiast and daily meditator and want to build hardcore engineering teaching as my profession.
follow me on
LinkedIn- / rajdeep-mazumder
instagram- / rajdeep.jgd
_________________________________
Time Stamps
00:00. Is 30 days enough for Verilog ?
00:39 Video contents
01:21 Why Verilog is different?
02:10 Day 1-5 Revision
04:45 What does learning Verilog mean?
05:52 Day 6-16 Verilog Learning Resources
07:04 Day 17-30 Practise Verilog (with Demo)
13:50 Previous year VLSI Interview Questions
14:57 Bonus Resources
Disclaimer: All the views and information shared in this video are as of my best knowledge but please counter-verify all information again. Here I am representing myself only. All the Guest have their own responsibility for any view taken forward on this platform. I made all my effort to share only the information which is already publicly available. No confidential information is being shared.
#whyRD #VLSI #verilog