2023 LLVM Dev Mtg - Vector codegen in the RISC-V backend
2023 LLVM Developers' Meeting
https://llvm.org/devmtg/2023-10
------
Vector codegen in the RISC-V backend
Speaker: Luke Lau
------
Slides: https://llvm.org/devmtg/2023-10/slide...
-----
The RISC-V Vector extension (RVV) is a sizeable addition to the RISC-V architecture, and is quite different from the SIMD features of other targets in LLVM. This talk goes over some of the features unique to the vector-length agnostic RVV architecture, and how it compares to ARM's SVE. It also takes a look at the challenges they present, the infrastructure within LLVM to handle them, and how the auto-vectorization passes take advantage of RVV's modern design.
-----
Videos Edited by Bash Films: http://www.BashFilms.com