Reducing Compile Time with Fast Preservation
Everybody wants to reduce their compile times. Whether debugging or optimizing a design to meet timing, you want to get back to testing and working with the design as quickly as possible. With the Fast Preservation feature enabled, you can exponentially reduce compile times in the Intel® Quartus® Prime Pro edition software when using a block-based design flow, such as design block reuse or partial reconfiguration (PR). This training shows you how to set up your project to make use of this feature whether you are already using a block-based design flow or not. Basic required concepts, such as design partitioning and floorplanning with Logic Lock regions are reviewed, but see the recommended prerequisites for more details.