Writing a SDRAM memory controller in Verilog! FPGA RISCV
Let's make use of the ±32MB of #SDRAM on the #ULX3S ECP5 board and wire it up to our PicoRV32 #RISCV core will run! #Ad: FPGAs & more @Amazon: https://services.exactcode.de/amzn.cg... You can support my work at: / renerebe
https://exactcode.com https://t2sde.org https://rene.rebe.de
https://www.crowdsupply.com/radiona/u...
https://radiona.org/ulx3s/
https://www.symbioticeda.com/
https://github.com/RadionaOrg/ulx3s-l...