Digital Design Lab-2: Parity Gen and Adders with LT Spice uising 74XX Series TTL Gates

Digital Design Lab 1: LTSpice Tutorial - 7400 Series TTL Gates | Spice Model

Digital Design Lecture 1: Introduction to Digital Systems

Digital Design Lecture 2: Number System Part 1

Digital Design Lab 3 : Four-bit Adder and BCD Adder with LT Spice using 74XX Series TTL Gates

Digital Design Lab-2: Parity Gen and Adders with LT Spice uising 74XX Series TTL Gates

Digital Design Lecture 3: Number System Part 2

Digital Design Lecture 4 Boolean Algebra

Digital Design : Doubt Class 1

Digital Design Lecture 5 Two &Three Variable K maps

Introduction to Verilog and Implementation of Majority Circuit in Xilinx ISE

Digital Design Lecture 6 : Four Variable K Maps

Digital Design Tutorial 2 Boolean Algebra & Logic Gates