Simple implementation of FSM (Finite State Machine) via a sequential logic circuit.
As this implementation is just a toy example, the directed Boolean translation will not actually work as expected because the Mealy machine is not synchronous in its nature. Thus, the registered output is needed for correction.พัฒน์