Verilog simulation in Xilinx Vivado
This video describes using Xilinx vivado to simulate a simple logic gate circuit. The waveform will be described for each logic level.
Watch our most recent videos : / @seeitsimple
If you like My Channel:
✅ Like.....
✅ Share.....
✅ Comment.......✍ ✍ ✍ ✍ ✍
✅ SUBSCRIBE for more videos ......
Thank you for watching ...Enjoy and Learn.....!
SUBSCRIBE NOW : / @seeitsimple
Follow on Facebook : / see-it-simple-103185541716564
⭕ Video Playlists:
▶ Proteus simulation for beginners
➞ • How to add libraries to proteus
▶ Analog Electronics
➞ • how to simulate rc transient analysis...
▶ Digital Electronics
➞ • Digital logic gates simulation with P...
▶ Wireless communication
➞ • Rayleigh distribution on Matlab tutorial
▶ MATLab simulation
➞ • Rayleigh distribution on Matlab tutorial
#SeeitSimple #proteus#simulation#vivado#xilinx#