Категории

03~2: Logic implementation via Universal Gates | NAND gate example

Опубликовано: 24 Июнь 2026
на канале: Irfan Anjum
94
3

NAND / NOR gates are Universal gates and any Boolean expression can be implemented using these gates. This video describes how NAND gate can be used as alternative to NOT, AND, OR gates and how Boolean Expressions can be constructed using NAND gates by recalling De Morgan's law concepts

play_arrow
271
like

VIDEO IPAS INTERAKSI SOSIAL KELOMPOK 1 TKJ 1

VIDEO IPAS INTERAKSI SOSIAL KELOMPOK 1 TKJ 1
play_arrow
419
13

Secret about quite people |MOTIVATION|

Secret about quite people |MOTIVATION|

play_arrow
38
1

HOW TO MAKE 10 100X ON TRON MEMECOINS

HOW TO MAKE 10 100X ON TRON MEMECOINS
play_arrow
26
0

Bocah Cilik Main joget-jogetan :D

Bocah Cilik Main joget-jogetan :D
play_arrow
141
11

Есть ли Бог в психологии? и есть ли противоречие психологии и веры?

Есть ли Бог в психологии? и есть ли противоречие психологии и веры?
play_arrow
24
0

How Comfort with Discomfort Leads to Personal Growth | FCHL S3, Ep 33

How Comfort with Discomfort Leads to Personal Growth | FCHL S3, Ep 33
play_arrow
12
0

How I Gained 100k Subscribers on YouTube in 30 Days 💥 Secret Formula

How I Gained 100k Subscribers on YouTube in 30 Days 💥 Secret Formula
play_arrow
42,175
3.1 тыс

Are you an NCS Fan?

Are you an NCS Fan?

Похожие видео
play_arrow
Tag, Index, Offset Bits Cache mapping

Tag, Index, Offset Bits Cache mapping
play_arrow
2 way Set Associative with block size 4 byte

2 way Set Associative with block size 4 byte
play_arrow
L293D, DC motor and Arduino - Tinkercad simulation

L293D, DC motor and Arduino - Tinkercad simulation
play_arrow
20: Frequency Divider | Synchronous Counters | Asynchronous Counters

20: Frequency Divider | Synchronous Counters | Asynchronous Counters
play_arrow
19~1: Deriving JK Latch Characteristic Table | JK Latch to Flip Flop conversion

19~1: Deriving JK Latch Characteristic Table | JK Latch to Flip Flop conversion
play_arrow
20~2 Frequency Divider with JK Flip Flop

20~2 Frequency Divider with JK Flip Flop
play_arrow
20~1: Asynchronous Counter | 4 bit Synchronous Counter

20~1: Asynchronous Counter | 4 bit Synchronous Counter
play_arrow
19: Latches to Flip Flops - Waveforms, JK, T, SR, D Flip Flops

19: Latches to Flip Flops - Waveforms, JK, T, SR, D Flip Flops
play_arrow
21: Up / Down counter with control input - Sequential Circuit Design

21: Up / Down counter with control input - Sequential Circuit Design
play_arrow
18~2: D latch with Enable and Waveforms

18~2: D latch with Enable and Waveforms
play_arrow
18~1 :SR NOR latch with Enable E

18~1 :SR NOR latch with Enable E
play_arrow
18~0: SR NAND Latch (Basic design working)

18~0: SR NAND Latch (Basic design working)
play_arrow
17: BCD adder design

17: BCD adder design
play_arrow
16: 4-bit Magnitude Comparator

16: 4-bit Magnitude Comparator
play_arrow
15~0: Code converter~ Binary to Gray Code

15~0: Code converter~ Binary to Gray Code
play_arrow
15~1: BCD to 7 segment display Design Basics

15~1: BCD to 7 segment display Design Basics
play_arrow
BCD to 7 Segment Decoder ~ Design basics

BCD to 7 Segment Decoder ~ Design basics
play_arrow
Quiz 02: Solution DLD

Quiz 02: Solution DLD
play_arrow
14: De-Multiplexer Design~ Logic implementation with De-MUX

14: De-Multiplexer Design~ Logic implementation with De-MUX
play_arrow
13: Encoders and Priority encoders

13: Encoders and Priority encoders
play_arrow
12~1: Logic implementation using Multiplexers

12~1: Logic implementation using Multiplexers
play_arrow
12~0: Design 16 by 1 MUX using 4 by 1 MUXs

12~0: Design 16 by 1 MUX using 4 by 1 MUXs
play_arrow
11~2: Get 4 by 1 MUX functionality using 2 by 1 MUXs

11~2: Get 4 by 1 MUX functionality using 2 by 1 MUXs
play_arrow
11: Logic implementation via Decoders and Multiplexers ?

11: Logic implementation via Decoders and Multiplexers ?