Proteus simulation- NAND SR latch
When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR or NAND logic gates. The stored bit is present on the output marked Q. The circuit shown is a basic NAND latch.
for more such videos click on the link :
digital ckt simulation: • Proteus simulation_digital circuits