Introduction to Simulating Verilog using Xilinx and isim
Demonstrates how to write a simple Verilog module and then write a test-bench around that module and then simulate the design using ISE.
Demonstrates how to write a simple Verilog module and then write a test-bench around that module and then simulate the design using ISE.