Virtuoso - Part 1 - Schematic Capture using Virtuoso Layout
Introduces virtuoso and the schematic capture of a full-adder using digital logic gates and a NAND2 gate using CMOS transistors.
Introduces virtuoso and the schematic capture of a full-adder using digital logic gates and a NAND2 gate using CMOS transistors.