Категории

06 (A16): 3 input, 4 input K map Boolean Simplification ~ Several examples

Опубликовано: 26 Март 2026
на канале: Irfan Anjum
82
3

In this lecture discussion, we design a 3-input system and find the minimized Boolean expression using 3 input k Map. Then we, extend the discussion to 4 input system and solve several examples containing 1's in different corners of the k map table and make pairs and find the simplified Boolean Expressions in each case.

play_arrow
53,997
903

The Meaning of the Name Anna - The Secret of the Name

The Meaning of the Name Anna - The Secret of the Name
play_arrow
146
like

Ниночка Сарасова - Как сладко быть Мамой (Натали Cover)

Ниночка Сарасова - Как сладко быть Мамой (Натали Cover)
play_arrow
635
53

What Makes You Beautiful XML XML crd

What Makes You Beautiful XML XML crd
play_arrow
1,767
18

React Passwordless Authentication with Passkeys in 5 Minutes

React Passwordless Authentication with Passkeys in 5 Minutes
play_arrow
49
0

Nodejs Revealing Module Pattern && NoTalk

Nodejs Revealing Module Pattern && NoTalk
play_arrow
655
22

Женская практика. Упражнение «Я через 3 месяца». Визуализация. Карина Сажина. авторская методика

Женская практика. Упражнение «Я через 3 месяца». Визуализация. Карина Сажина. авторская методика
play_arrow
3,554
79

Clay Aiken! Chevy Chase! Alyssa Edwards! Big Bird! The WOW Report for Radio Andy!

Clay Aiken! Chevy Chase! Alyssa Edwards! Big Bird! The WOW Report for Radio Andy!
play_arrow
697
30

ЧТО МНЕ ДАДУТ ИГРОКИ КРИСТАЛЬНОГО ЛЕТАЮЩИГО КЛИНКА!? В СКАЙ БЛОК БЛОКМЕН ГО!?

ЧТО МНЕ ДАДУТ ИГРОКИ КРИСТАЛЬНОГО ЛЕТАЮЩИГО КЛИНКА!? В СКАЙ БЛОК БЛОКМЕН ГО!?
Похожие видео
play_arrow
Tag, Index, Offset Bits Cache mapping

Tag, Index, Offset Bits Cache mapping
play_arrow
2 way Set Associative with block size 4 byte

2 way Set Associative with block size 4 byte
play_arrow
L293D, DC motor and Arduino - Tinkercad simulation

L293D, DC motor and Arduino - Tinkercad simulation
play_arrow
20: Frequency Divider | Synchronous Counters | Asynchronous Counters

20: Frequency Divider | Synchronous Counters | Asynchronous Counters
play_arrow
19~1: Deriving JK Latch Characteristic Table | JK Latch to Flip Flop conversion

19~1: Deriving JK Latch Characteristic Table | JK Latch to Flip Flop conversion
play_arrow
20~2 Frequency Divider with JK Flip Flop

20~2 Frequency Divider with JK Flip Flop
play_arrow
20~1: Asynchronous Counter | 4 bit Synchronous Counter

20~1: Asynchronous Counter | 4 bit Synchronous Counter
play_arrow
19: Latches to Flip Flops - Waveforms, JK, T, SR, D Flip Flops

19: Latches to Flip Flops - Waveforms, JK, T, SR, D Flip Flops
play_arrow
21: Up / Down counter with control input - Sequential Circuit Design

21: Up / Down counter with control input - Sequential Circuit Design
play_arrow
18~2: D latch with Enable and Waveforms

18~2: D latch with Enable and Waveforms
play_arrow
18~1 :SR NOR latch with Enable E

18~1 :SR NOR latch with Enable E
play_arrow
18~0: SR NAND Latch (Basic design working)

18~0: SR NAND Latch (Basic design working)
play_arrow
17: BCD adder design

17: BCD adder design
play_arrow
16: 4-bit Magnitude Comparator

16: 4-bit Magnitude Comparator
play_arrow
15~0: Code converter~ Binary to Gray Code

15~0: Code converter~ Binary to Gray Code
play_arrow
15~1: BCD to 7 segment display Design Basics

15~1: BCD to 7 segment display Design Basics
play_arrow
BCD to 7 Segment Decoder ~ Design basics

BCD to 7 Segment Decoder ~ Design basics
play_arrow
Quiz 02: Solution DLD

Quiz 02: Solution DLD
play_arrow
14: De-Multiplexer Design~ Logic implementation with De-MUX

14: De-Multiplexer Design~ Logic implementation with De-MUX
play_arrow
13: Encoders and Priority encoders

13: Encoders and Priority encoders
play_arrow
12~1: Logic implementation using Multiplexers

12~1: Logic implementation using Multiplexers
play_arrow
12~0: Design 16 by 1 MUX using 4 by 1 MUXs

12~0: Design 16 by 1 MUX using 4 by 1 MUXs
play_arrow
11~2: Get 4 by 1 MUX functionality using 2 by 1 MUXs

11~2: Get 4 by 1 MUX functionality using 2 by 1 MUXs
play_arrow
11: Logic implementation via Decoders and Multiplexers ?

11: Logic implementation via Decoders and Multiplexers ?