Simulation with ModelSim: How to load Macro File on Modelsim
This session is on Running Simulation on Modelsim by using the VHDL module, where there is no need of VHDL testbench for simulation with Modelsim. We showed the simulation of ALU VHDL module with Modelsim, The macro file consists of the modelsim commands for simulaiton time, loading the waves etc.
for more detail please write: [email protected]