Timing report and RTL schematic interpretation

Опубликовано: 24 Октябрь 2024
на канале: FPGAs for Beginners
5,306
230

Hi, I'm Stacey, and in this video I show you how to view the schematic for your design, and how to interpret the timing report.

HDLforBeginners Subreddit!
  / hdlforbeginners  
Google form to give me your feedback:
https://forms.gle/ssNwzTKiioj3RNHD9
Ending music: Faith by David van Niekerk
   • Faith (Ocean of Reverb Original) - Da...  
I'm on discord on the r/fpga server (  / discord  , as Stacey, come say hi and chat all things FPGA!


0:00 TL;DR
0:19 Intro
0:38 Opening the schematic
0:55 Interpreting the schematic
2:42 Generating the timing report
2:57 Interpreting the timing report: slack
4:29 Interpreting the timing report: fanout
5:29 Interpreting the timing report: other values
6:28 Interpreting the timing report: hold
7:39 Summary
8:14 Outro

Buy me a coffee to support my channel: https://www.buymeacoffee.com/fpgasfor...