Matched Filter: Vitis HLS Implementation
The lesson covers Matched Filter implementation by using Vitis High Level Synthesis in Time and Frequency domain.
0:00 - Intro
0:31 - The Educational Package content
3:13 - HLS IP core architecture
8:11 - HLS IP core test procedure
10:08 - Design Flow for performance estimation
https://www.fpga-radar.com/matched-fi...
Support the channel:
https://www.paypal.com/donate/?hosted...