23 тысяч подписчиков
48 видео
FIR filter on XILINX FPGA: design with MATLAB and FPGA implementation
Xilinx IP cores for DSP: Direct Digital Synthesizer (DDS)
How to build Embedded Linux for Zynq 7000, Zynq Ultrascale+ with Vitis 2022.1 and Buildroot
Matched Filter: Vitis HLS Implementation
Mastering Xilinx DSP IP cores on Zynq 7000: FIR, CIC, DDS, FFT
Mastering Xilinx DMA IP cores: AXI DMA, CDMA and VDMA
FPGA SoC Zynq 7000 (lesson 11): AXI DMA in Scatter Gather Mode
FPGA SoC Zynq 7000 (lesson 14): Working with ADC/DAC from FMCOMMS1 module
Embedded Linux for Zynq 7000 / ZU+. Introduction
