Convolutional Neural Network (CNN) processor design on VHDL/Verilog
This session is on "how to design a CNN processor on VHDL/Verilog", this is only an overview session which will need to know before start writing the code.
For reference you can take Git Project of "CNN Processor Design".
For any queries , please write us at: [email protected] or [email protected].