Logic Effort for CMOS gates
in this lecture we explain how to get logical effort of a gate, gate sizing and optimal delay of a path of gates.
in this lecture we explain how to get logical effort of a gate, gate sizing and optimal delay of a path of gates.