An introduction to sequential memory and clock circuits. S-R and D style latches are covered along with D and J-K style flip flops. ERR NOTICE: Around 30 minutes in, the D flip flop is missing an inversion bubble on the D line of the bottom AND gate. It should be there just the same as the inversion bubble in the D latch on the same page.