Verilog simulation using VCS
we generate a verilog code from a layout using open source CAD tool (Electric) then write a testbench & simulate it using Synopsys VCS
i hope you like it
please give us a feedback in the comments below to help improve
Thanks :)