Gate-Level Modeling - Verilog Fundamentals
In this video, we'll cover the basics of gate-level modeling with Verilog. We'll start by learning about the basic types of gate primitives and how to understand logic diagrams. Then we will move on to using delays to model physical circuits. By the end of the video, you'll have a good understanding of how to use Verilog to design and program logic circuits at the low gate-level.
If you're a beginner looking to learn more about FPGA programming, or want to refresh your knowledge of Verilog, this video is for you! By the end of this video, you'll have a good understanding of how to use Verilog to design and program logic circuits.
LINKS
https://github.com/kirkster96/verilog...
--------------------
Metaphysics Computing is a channel that tries to discuss and give perspective on the modern marvel of computers. The classic way to let me know I am doing a good job is by subscribing and clicking the bell icon to receive notifications on my latest videos.
Email me at: [email protected]
Social media links:
Patreon: / metaphysicscomputing
Instagram: / metaphysicscomputing
Twitter: / metaphysicsc