RISC V Instruction Set Architecture: Enhancing Computing Power

Опубликовано: 06 Июль 2026
на канале: Andes Technology
307
3

In the dynamic landscape of chip design, two trends stand out as game-changers: the rise of the RISC-V instruction set architecture (ISA) and the advent of Software Defined products. Today, we delve into why these trends are not just shaping the industry but propelling companies like Andes and Menta to the forefront of innovation. Join us for an enlightening webinar where we explore the intersection of these trends and their impact on the semiconductor industry.

Speakers:
Bing Yu
Andes Technology Computer and AI Architect

Gareth Baron
Menta SAS Applications Engineering Director