7-Seg Decoder - Verilog Development Tutorial p.11
Learn how to implement a 7-Segment Display Decoder in Verilog on the DE-10 Nano.
Source code: https://github.com/kirkster96/Verilog...
Vector assignment with loop: https://stackoverflow.com/a/46292953
Playlist: • Learn to develop with Verilog
--------------------
If you enjoyed this, a coffee donation is appreciated:
🎁 Donate: https://ko-fi.com/metaphysicscomputing 🎁
Metaphysics Computing is a channel that tries to discuss and give perspective on the modern marvel of computers. The classic way to let me know I am doing a good job is by subscribing and clicking the bell icon to receive notifications on my latest videos.
Social media links:
Patreon: / metaphysicscomputing
Instagram: / metaphysicscomputing
Twitter: / metaphysicsc