Категории

FULL SUBTRACTOR

Опубликовано: 09 Август 2026
на канале: Educational channel
466
43

In this video we have discussed theory and designing of full subtractor circuit. The concept of full subtractor truth table is also discussed step by step. It will help students in understanding the designing of full subtractor using different types of gates.

   • HALF SUBTRACTOR  

   • NAND AS A UNIVERSAL GATE  

play_arrow
78,833
528

Benny The Butcher - Legend (Acapella) 90 BPM

Benny The Butcher - Legend (Acapella) 90 BPM
play_arrow
417
0

Обзор детской коляски Rant Flex - коляска весит 11 кг.

Обзор детской коляски Rant Flex - коляска весит 11 кг.
play_arrow
1,563
35

8. Секта Натхов. Ашрам изнутри с Доктор Перч

8. Секта Натхов. Ашрам изнутри с Доктор Перч
play_arrow
1,143
43

Стандартные интерфейсы. ООП. C#

Стандартные интерфейсы. ООП. C#
play_arrow
169,432
1.5 тыс

Танцуй под Игоря Балана

Танцуй под Игоря Балана
play_arrow
2,266
73

#salat

#salat
play_arrow
921
11

Memory of the Entombed City | Dragonspine Puzzle | Genshin Impact | No Commentary

Memory of the Entombed City | Dragonspine Puzzle | Genshin Impact | No Commentary
play_arrow
69,575
1.6 тыс

BC: Устройство и усиление проёма

BC: Устройство и усиление проёма
Похожие видео
play_arrow
IMPORTANT QUESTIONS ON PARITY GENERATOR

IMPORTANT QUESTIONS ON PARITY GENERATOR
play_arrow
PARITY GENERATOR IT'S TRUTH TABLE AND CIRCUIT DESIGNING

PARITY GENERATOR IT'S TRUTH TABLE AND CIRCUIT DESIGNING
play_arrow
JK FLIP-FLOP USING NAND GATE ; TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE

JK FLIP-FLOP USING NAND GATE ; TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE
play_arrow
D FLIP-FLOP USING NAND GATE, TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE

D FLIP-FLOP USING NAND GATE, TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE
play_arrow
SR FLIP-FLOP USING NAND GATE, TRUTH TABLE ,CHARACTERISTIC TABLE AND EXCITATION TABLE

SR FLIP-FLOP USING NAND GATE, TRUTH TABLE ,CHARACTERISTIC TABLE AND EXCITATION TABLE
play_arrow
SR LATCH using NAND GATE

SR LATCH using NAND GATE
play_arrow
INTRODUCTION TO LATCHES and FLIP-FLOPS

INTRODUCTION TO LATCHES and FLIP-FLOPS
play_arrow
SEQUENTIAL CIRCUITS, CLOCK PULSE and TRIGGERING

SEQUENTIAL CIRCUITS, CLOCK PULSE and TRIGGERING
play_arrow
ENCODERS ( OCTAL TO BINARY ENCODER & DECIMAL TO BCD ENCODER)

ENCODERS ( OCTAL TO BINARY ENCODER & DECIMAL TO BCD ENCODER)
play_arrow
FULL ADDER DESIGNING USING DECODER AND DESIGNING EXPANDED DECODERS

FULL ADDER DESIGNING USING DECODER AND DESIGNING EXPANDED DECODERS
play_arrow
DECODER CONCEPT AND CIRCUIT DESIGNING

DECODER CONCEPT AND CIRCUIT DESIGNING
play_arrow
DEMULTIPLEXER WORKING and CIRCUIT DESIGNING

DEMULTIPLEXER WORKING and CIRCUIT DESIGNING
play_arrow
DESIGNING OF FULL ADDER USING 4:1 MULTIPLEXER

DESIGNING OF FULL ADDER USING 4:1 MULTIPLEXER
play_arrow
IMPLEMENTATION OF BOOLEAN FUNCTIONS USING MULTIPLEXER

IMPLEMENTATION OF BOOLEAN FUNCTIONS USING MULTIPLEXER
play_arrow
8:1 MUX and 16:1 MUX using 4:1 MUX

8:1 MUX and 16:1 MUX using 4:1 MUX
play_arrow
MULTIPLEXER TREE (4:1 and 8:1 MUX using 2:1 MUX)

MULTIPLEXER TREE (4:1 and 8:1 MUX using 2:1 MUX)
play_arrow
DESIGNING OF LOGIC GATES USING 2 : 1 MULTIPLEXER

DESIGNING OF LOGIC GATES USING 2 : 1 MULTIPLEXER
play_arrow
MULTIPLEXER

MULTIPLEXER
play_arrow
FULL SUBTRACTOR

FULL SUBTRACTOR
play_arrow
HALF SUBTRACTOR

HALF SUBTRACTOR
play_arrow
FULL ADDER

FULL ADDER
play_arrow
COMBINATIONAL and SEQUENTIAL CIRCUITS (HALF ADDER)

COMBINATIONAL and SEQUENTIAL CIRCUITS (HALF ADDER)
play_arrow
PRIME, ESSENTIAL, SELECTIVE and REDUNDANT IMPLICANTS

PRIME, ESSENTIAL, SELECTIVE and REDUNDANT IMPLICANTS
play_arrow
Don't care condition in SOP and POS K-Map

Don't care condition in SOP and POS K-Map