Категории

MULTIPLEXER TREE (4:1 and 8:1 MUX using 2:1 MUX)

Опубликовано: 28 Март 2026
на канале: Educational channel
897
49

In this video concept of multiplexer tree has been explained and 4:1MUX and 8:1 MUX have been designed in a simple way. It will be helpful in solving various questions related to multiplexers

play_arrow
13,954
112

Кубок Федерации Санкт-Петербурга , 2 этап, 18.10.2022

Кубок Федерации Санкт-Петербурга , 2 этап, 18.10.2022
play_arrow
673
38

How to add glitch effect on capcut | How to add glitch effect in capcut | Capcut tutorial |

How to add glitch effect on capcut | How to add glitch effect in capcut | Capcut tutorial |
play_arrow
43,921
5 тыс

ТАЙНАЯ СПОСОБНОСТЬ ЛЕДИ БАГ! ЛЕДИ БАГ В НЬЮ-ЙОРКЕ

ТАЙНАЯ СПОСОБНОСТЬ ЛЕДИ БАГ! ЛЕДИ БАГ В НЬЮ-ЙОРКЕ "ОБЪЕДИНЕНИЕ ГЕРОЕВ" - РАЗБОР ЛУЧШЕЙ СЕРИИ СЕРИАЛА
play_arrow
33,051
301

Samsung Guru FM Plus B110e Sim Lock, Phone, Security Lock Remove Without Box / Full Flash Tutorial

Samsung Guru FM Plus B110e Sim Lock, Phone, Security Lock Remove Without Box / Full Flash Tutorial
play_arrow
79
1

esqua

esqua
play_arrow
6,477
24

Great Baku (Part III)

Great Baku (Part III)
play_arrow
1,681
164

Много новой косметики / Классные покупки косметики / NATALY4YOU

Много новой косметики / Классные покупки косметики / NATALY4YOU
play_arrow
5
1

00:00:00

в процессе

в процессе
Похожие видео
play_arrow
IMPORTANT QUESTIONS ON PARITY GENERATOR

IMPORTANT QUESTIONS ON PARITY GENERATOR
play_arrow
PARITY GENERATOR IT'S TRUTH TABLE AND CIRCUIT DESIGNING

PARITY GENERATOR IT'S TRUTH TABLE AND CIRCUIT DESIGNING
play_arrow
JK FLIP-FLOP USING NAND GATE ; TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE

JK FLIP-FLOP USING NAND GATE ; TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE
play_arrow
D FLIP-FLOP USING NAND GATE, TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE

D FLIP-FLOP USING NAND GATE, TRUTH TABLE, CHARACTERISTIC TABLE AND EXCITATION TABLE
play_arrow
SR FLIP-FLOP USING NAND GATE, TRUTH TABLE ,CHARACTERISTIC TABLE AND EXCITATION TABLE

SR FLIP-FLOP USING NAND GATE, TRUTH TABLE ,CHARACTERISTIC TABLE AND EXCITATION TABLE
play_arrow
SR LATCH using NAND GATE

SR LATCH using NAND GATE
play_arrow
INTRODUCTION TO LATCHES and FLIP-FLOPS

INTRODUCTION TO LATCHES and FLIP-FLOPS
play_arrow
SEQUENTIAL CIRCUITS, CLOCK PULSE and TRIGGERING

SEQUENTIAL CIRCUITS, CLOCK PULSE and TRIGGERING
play_arrow
ENCODERS ( OCTAL TO BINARY ENCODER & DECIMAL TO BCD ENCODER)

ENCODERS ( OCTAL TO BINARY ENCODER & DECIMAL TO BCD ENCODER)
play_arrow
FULL ADDER DESIGNING USING DECODER AND DESIGNING EXPANDED DECODERS

FULL ADDER DESIGNING USING DECODER AND DESIGNING EXPANDED DECODERS
play_arrow
DECODER CONCEPT AND CIRCUIT DESIGNING

DECODER CONCEPT AND CIRCUIT DESIGNING
play_arrow
DEMULTIPLEXER WORKING and CIRCUIT DESIGNING

DEMULTIPLEXER WORKING and CIRCUIT DESIGNING
play_arrow
DESIGNING OF FULL ADDER USING 4:1 MULTIPLEXER

DESIGNING OF FULL ADDER USING 4:1 MULTIPLEXER
play_arrow
IMPLEMENTATION OF BOOLEAN FUNCTIONS USING MULTIPLEXER

IMPLEMENTATION OF BOOLEAN FUNCTIONS USING MULTIPLEXER
play_arrow
8:1 MUX and 16:1 MUX using 4:1 MUX

8:1 MUX and 16:1 MUX using 4:1 MUX
play_arrow
MULTIPLEXER TREE (4:1 and 8:1 MUX using 2:1 MUX)

MULTIPLEXER TREE (4:1 and 8:1 MUX using 2:1 MUX)
play_arrow
DESIGNING OF LOGIC GATES USING 2 : 1 MULTIPLEXER

DESIGNING OF LOGIC GATES USING 2 : 1 MULTIPLEXER
play_arrow
MULTIPLEXER

MULTIPLEXER
play_arrow
FULL SUBTRACTOR

FULL SUBTRACTOR
play_arrow
HALF SUBTRACTOR

HALF SUBTRACTOR
play_arrow
FULL ADDER

FULL ADDER
play_arrow
COMBINATIONAL and SEQUENTIAL CIRCUITS (HALF ADDER)

COMBINATIONAL and SEQUENTIAL CIRCUITS (HALF ADDER)
play_arrow
PRIME, ESSENTIAL, SELECTIVE and REDUNDANT IMPLICANTS

PRIME, ESSENTIAL, SELECTIVE and REDUNDANT IMPLICANTS
play_arrow
Don't care condition in SOP and POS K-Map

Don't care condition in SOP and POS K-Map