354 тысяч подписчиков
1.7 тысяч видео
Imagination Delivers High-Quality IP Cores with Energy Efficiency using Verisium and Xcelium
McLaren and Cadence Engineering Success in Formula 1
Orca Semiconductor Optimizes Analog ICs with Cadence Tools in the Cloud
Kalray Is Pioneering DPU Development with AI-Based Cadence Tools
Switch Provides Unparalleled Exascale Data Center Solutions with Cadence and NVIDIA
Socionext Is Tackling Large-Scale SoC Designs with Cadence Certus, Quantus, and Tempus Solutions
NV5, NVIDIA and Cadence Collaboration Optimizes Data Center Efficiency, Performance and Reliability
MaxLinear Integrates Analog/Digital Design into One Chip with Clarity 3D and EMX Planar 3D Solvers
Thésée DataCenter Provides Energy-Efficient Colocation Hosting with Cadence Reality DC Digital Twin
Honda Propels Forward in the EV and eVTOL Race with Cadence CFD
MediaTek Is Optimizing Signal Integrity Design with Cadence Optimality and Clarity 3D Solver
Wiwynn Provides Energy-Optimized Data Center IT Solutions from Cloud to Edge with Cadence Optimality
SystemVerilog Assertions SVA first match Operator
Understanding strong and weak SVA operators
SystemVerilog Classes 6: Virtual Methods and Classes
Creating Inter Layer Checks available in the Constraint Manager from with the Allegro PCB Editor
Debugging an AXI/DDR4 Bridge with Indago Protocol Debug App
The Cadence vManager Metric-Driven Signoff Platform in Use at NXP
SystemVerilog Classes 1: Basics
Why Consider SystemVerilog for Synthesizable RTL
Hardware Description Language IntroductionApplications of Configuration in VHDL
Cadence and Arm server chip collaboration
Reduce Analog and Mixed-Signal Design Risk with a Unified Design and Simulation Solution
Fairchild Semiconductor Eases Floorplanning Challenges of Mixed-Signal Design with Virtuoso Platform
Data Center Solution for Enterprise Data Centers
Silicon Photonics Summit: Paul McLellan's Breakfast Buffet November
AI for image classification and object recognition
Software and System Verification – Cadence Helium, Palladium Emulation and Protium FPGA prototyping
The Cadence Digital Full-Flow for SoC Design and Implementation
Regular Expressions in UVM Configurations
Migrating OrCAD Capture Designs to Allegro System Capture
ams Reduces IC Development Effort by Collaborating with Cadence on Layout Productivity
Introduction to the Constraint Manager User Interface
ADAS and Edge Computing with AI using Tensilica Vision DSPs
DATE2023 Recap
PSpice for TI Overview
Meet the Recipients of Cadence’s 2023 Black Students in Technology Scholarship
UVM Phase Callbacks and Hook Methods
Developing Subcircuit Models using PSpice Model Editor
Use Real Number Models to Meet Analog Simulation Challenge in Mixed-Signal SoCs
The Need for Electro-Thermal Co-simulation
Different Techniques for Connecting Wires in the OrCAD X Capture Schematic
Employee Spotlight: Preeti Maheshwari
Creating a 48 Pin QFN Package Using Package Symbol wizard
SVA iff Property Operator
Quantus I-DSPF Output: The Revolutionary Debugging Tool Combining ASCII DSPF and Interactive View
Whiteboard Wednesdays - Cadence Cloud - Fast, Painless, Proven Solutions for Cloud-Based Design
Cadence Introduces Xcelium ML
Whiteboard Wednesdays - The Advantages and Trade-offs of HBM2 and GDDR6
Mastering the Basics Essential Editing Tips for an OrCAD X Capture Project
Redefining Custom Automated Place and Route Flow with Virtuoso Studio
How To: Launch Cadence Help
How to Control the Line Style, Width, And Color of Nets in the OrCAD X Capture Schematic
Whiteboard Wednesdays - Error Correction Code Implementations in Memory Controller Designs
How to RunView Design Rule Violations or Design Rule Checks DRCs in the Allegro X System Capture Pro
What is the Difference Between a Concurrent SVA Property in Procedural Code and an Immediate Asserti
Hyperscale Computing and Cadence
Optimizing Cadence Tensilica Processors for your application
Creating and Applying Spacing Constraint Sets within the Constraint Manager
View Cadence Automotive Offerings with the Automotive Innovation Platform
Fast & Efficient Memory Verification and Characterization for Advanced On Chip Variation
What is Assertion Based Verification
