VHDL registers UART test interface generator
This tool generates a VHDL module and a Python script to read from or write to any number of custom FPGA registers using UART.
Join the VHDLwhiz Membership to get access:
https://academy.vhdlwhiz.com/membership
Or visit the sales page to buy it separately:
https://vhdlwhiz.com/product/vhdl-reg...