Integrated Clock Gating Cell | ICG Cell in VLSI | Clock Gating Cell | Low Power Techniques in VLSI
Integrated clock gating or ICG Cell or Clock gater cell is used to control the clock signal to a sequential element or group of elements. The clock gating technique is one of the most popular techniques used in low power design techniques. In this video, the need for ICG Cell, the structure of ICG Cell, and the Function of ICG cells has been described in detail. The flow of the video is given below.
0:00 Introduction
0:36 Low power techniques
1:55 Clock Tree and ICG Cells Placement
3:15 Function of ICG Cells
5:00 AND gate as a clock gater cell
7:00 Schematic of ICG Cell
7:40 Waveform of ICG Cell
9:05 Thing further about ICG Cell
If you feel this video is relevant to your domain and useful, please like the video and subscribe to this channel to get more such videos in future.
Your queries/suggestions are most welcome in the comment section.
The link of all the videos on standard cell is given below.
• Various Standard cells for ASIC Design
------------------------------------------------------------------------------
Connect with us
All Contacts: https://www.teamvlsi.com/p/contact_8....
Support Us: https://www.teamvlsi.com/p/donate-us....
Blog: https://www.teamvlsi.com
Facebook Page: / teamvlsi
WhatsApp Group: https://chat.whatsapp.com/C2B7VjYwCic...
Telegram Group: https://t.me/teamvlsi (Or search team VLSI on telegram)
Email: [email protected]
#ICGCell #IntegratedClockGatingCell #standardCellsInPhysicalDesign