Категории

Setup and Hold Equations S-02 | In Positive and Negative Edge Triggered Flip Flop | Half Cycle Path

Опубликовано: 14 Март 2026
на канале: Team VLSI
9,696
154

When the data is launched by a positive edge-triggered FF and Captured by Negative Edge Triggered FF or vice-versa, The equations get changed from the normal setup and hold equation. In this video, these equations have been explained in an easy way.
The timeline of this video is as follow.
0:00 Introduction
1:10 Agenda of the session
1:40 Derivation of setup equation
8:40 Setup Slack
11:20 Half cycle path
11:31 Question-1
11:55 Derivation for Hold Equation
17:30 Hold slack
19:52 Question-2
20:00 Next Session

------------------------------------------------------------------------------------
Related videos:
Setup and Hold equation in the same type of FFs
   • Setup and Hold Timing Equations - S-01| Ea...  
Clock latency:
   • Clock Latency in VLSI | Source Latency | N...  
Clock Uncertainty:
   • Clock Uncertainty in VLSI | Why clock unce...  
Setup and Hold Time Requirement:
   / pqrzpothhf  
-----------------------------------------------------------------------------------------------------------
If you feel this video is relevant to your domain and useful, please like the video and subscribe to this channel.
Your queries/suggestions are most welcome in the comment section.
------------------------------------------------------------------------------
Connect with us
All on one page: https://www.teamvlsi.com/p/contact_8....
Support Us: https://www.teamvlsi.com/p/donate-us....

Blog: https://www.teamvlsi.com
Facebook Page:   / teamvlsi  
WhatsApp Group: https://chat.whatsapp.com/C6etLHR6oAf...
Telegram Group: https://t.me/teamvlsi (Or search team VLSI on telegram)

Email: [email protected]

#SetupAndHoldTimeEquation #SetupHoldAnalysis #HalfCyclePath

play_arrow
1,806
6

Another New Effect I Call, TBFE2022s Swist Major

Another New Effect I Call, TBFE2022s Swist Major
play_arrow
39
5

Backstage со съёмок клипа «Пятый Элемент»

Backstage со съёмок клипа «Пятый Элемент»
play_arrow
3,346
205

Do We Value Control Over Freedom?

Do We Value Control Over Freedom?
play_arrow
8
0

как зароботать денги в Criminality

как зароботать денги в Criminality
play_arrow
305
12

LOW STYLE GANG DOCKS [RELEASED] Assetto Corsa w/Thrustmaster TX [WHEEL CAM] [PC]

LOW STYLE GANG DOCKS [RELEASED] Assetto Corsa w/Thrustmaster TX [WHEEL CAM] [PC]

play_arrow
611
1

Elmo’s World Telephone Film

Elmo’s World Telephone Film
play_arrow
1,299
20

Transformation Haircut Just in 2 Minutes 🔥

Transformation Haircut Just in 2 Minutes 🔥
play_arrow
114
10

¿Voy a dejar YOUTUBE? 😔

¿Voy a dejar YOUTUBE? 😔
Похожие видео
play_arrow
Derivation for Setup and Hold equations | between +ve and -ve flip flops | Half cycle path | Part-2

Derivation for Setup and Hold equations | between +ve and -ve flip flops | Half cycle path | Part-2
play_arrow
Derivation for Setup and Hold time equations | in Flip Flop | With Numerical example | Part -1

Derivation for Setup and Hold time equations | in Flip Flop | With Numerical example | Part -1
play_arrow
Common Path Pessimism Removal in VLSI | CPPR in VLSI | CRPR in VLSI

Common Path Pessimism Removal in VLSI | CPPR in VLSI | CRPR in VLSI
play_arrow
Signoff order in Physical Design | Various signoff in VLSI | Signoff Checks

Signoff order in Physical Design | Various signoff in VLSI | Signoff Checks
play_arrow
Placement Steps in Physical Design | pre placement and placement steps in VLSI

Placement Steps in Physical Design | pre placement and placement steps in VLSI
play_arrow
Virtual Box + CentOS Installation on window 10 | Download CentOS | Install Linux

Virtual Box + CentOS Installation on window 10 | Download CentOS | Install Linux
play_arrow
Integrated Clock Gating Cell | ICG Cell in VLSI | Clock Gating Cell | Low Power Techniques in VLSI

Integrated Clock Gating Cell | ICG Cell in VLSI | Clock Gating Cell | Low Power Techniques in VLSI
play_arrow
Setup and Hold time inside Latch

Setup and Hold time inside Latch
play_arrow
Latch and Flip Flops in ASIC Design

Latch and Flip Flops in ASIC Design
play_arrow
Setup and Hold Equations S-02 | In Positive and Negative Edge Triggered Flip Flop | Half Cycle Path

Setup and Hold Equations S-02 | In Positive and Negative Edge Triggered Flip Flop | Half Cycle Path
play_arrow
Setup and Hold Timing Equations - S-01| Easy Explanation with Examples | Same types of FF

Setup and Hold Timing Equations - S-01| Easy Explanation with Examples | Same types of FF
play_arrow
Clock Uncertainty in VLSI | Why clock uncertainty | Factors in Clock Uncertainty

Clock Uncertainty in VLSI | Why clock uncertainty | Factors in Clock Uncertainty
play_arrow
Clock Skew in VLSI | Positive Skew | Negative Skew | Global Skew | Local Skew

Clock Skew in VLSI | Positive Skew | Negative Skew | Global Skew | Local Skew
play_arrow
Data and Clock Path | Launch and Capture Flops | Cell delay | Net Delay

Data and Clock Path | Launch and Capture Flops | Cell delay | Net Delay
play_arrow
Clock Latency in VLSI | Source Latency | Network Latency | Insertion Delay

Clock Latency in VLSI | Source Latency | Network Latency | Insertion Delay
play_arrow
RTL to GDSII flow | Introduction of RTL to GDS Flow | Various EDA tools used in RTL to GDS flow

RTL to GDSII flow | Introduction of RTL to GDS Flow | Various EDA tools used in RTL to GDS flow
play_arrow
Basics of Clock Signal | Characteristics of Clock | Property of Digital Clock

Basics of Clock Signal | Characteristics of Clock | Property of Digital Clock
play_arrow
Reason for Setup and hold time in flip flop | Setup and hold time | clock to q delay | FF using Mux

Reason for Setup and hold time in flip flop | Setup and hold time | clock to q delay | FF using Mux
play_arrow
False Path in VLSI | Examples of false path | Write false path constraints | Timing exceptions

False Path in VLSI | Examples of false path | Write false path constraints | Timing exceptions
play_arrow
Multi cycle path in VLSI | Multi cycle path Constraint | Multi cycle path example

Multi cycle path in VLSI | Multi cycle path Constraint | Multi cycle path example
play_arrow
Temperature Inversion in VLSI | Cell Delay variation with Temperature

Temperature Inversion in VLSI | Cell Delay variation with Temperature
play_arrow
Equations writing in LaTex | Equation copying from another place to LaTex | MathPix snaping tool

Equations writing in LaTex | Equation copying from another place to LaTex | MathPix snaping tool
play_arrow
URL Citation in LaTex | How to cite URL /web link in LaTex

URL Citation in LaTex | How to cite URL /web link in LaTex
play_arrow
Ecosystem of Semiconductor Industry -II | Overview of VLSI Industries | ASIC Industry in a glance

Ecosystem of Semiconductor Industry -II | Overview of VLSI Industries | ASIC Industry in a glance