Derivation for Setup and Hold equations | between +ve and -ve flip flops | Half cycle path | Part-2
Setup and Hold Time equation between positive and negative edge triggered flip flops have been derived. Such a path is called a Half cycle path. Setup and hold time equations have been derived step by step with easy explanation. The flow of this session is as follow:
0:00 Introduction
1:20 Derivation for setup equation from a negative edge triggered FF to a Positive edge-triggered FF
9:00 Summary of setup time calculation
11:32 Derivation for Hold Equation from a negative edge triggered FF to a Positive edge-triggered FF
18:20 Summary of hold time calculation
20:25 Thanks
------------------------------------------------------------------------------------
Related videos:
Setup and Hold equation between two same types of flip flops| part-1
• Derivation for Setup and Hold time eq...
Clock latency:
• Clock Latency in VLSI | Source Latenc...
Clock Uncertainty:
• Clock Uncertainty in VLSI | Why clock...
Setup and Hold Time Requirement in Flip Flop:
/ pqrzpothhf
Setup and hold time requirement in Latch
• Setup and Hold time inside Latch
CPPR concepts:
• Common Path Pessimism Removal in VLSI...
-----------------------------------------------------------------------------------------------------------
If you feel this video is relevant to your domain and useful, please like the video and subscribe to this channel.
Your queries/suggestions are most welcome in the comment section.
------------------------------------------------------------------------------
//Connect with us
All Contacts: https://www.teamvlsi.com/p/contact_8....
Support Us: https://www.teamvlsi.com/p/donate-us....
Blog: https://www.teamvlsi.com
Facebook Page: / teamvlsi
WhatsApp Group: https://chat.whatsapp.com/HzCxJjtXgLP...
Telegram Group: https://t.me/teamvlsi (Or search team VLSI on telegram)
Email: [email protected]
#HalfCyclePath #SetupAndHoldEquations #PositiveAndNegativeEdgeTriggeredFlops