The reason for Setup and Hold timing requirement inside latch has been explained in a simplified manner. To explain the topic a brief introduction about the design of latch in terms of the multiplexer, transmission gate and transistor has also been discussed. The working principle of the latch is the most important part to understand the topic. Latching edge and setup and hold timing equations also been covered in this session.
The discussion flow of the session is as follow.
0:00 Introduction
1:12 Internal Structure and operation of Latch
4:35 Latching edge of the clock
6:02 Internal setup timing of the latch
9:00 Case of Setup violation
10:46 Internal hold timing of the latch
------------------------------------------------------------------------------------
Related videos:
Latch and flip flop
• Latch and Flip Flops in ASIC Design
Setup and Hold time equation for the path having the opposite type of flip flops:
• Setup and Hold Equations S-02 | In Positi...
Setup and Hold equation in the same type of FFs
• Setup and Hold Timing Equations - S-01| Ea...
Clock latency:
• Clock Latency in VLSI | Source Latency | N...
Clock Uncertainty:
• Clock Uncertainty in VLSI | Why clock unce...
Setup and Hold Time Requirement:
/ pqrzpothhf
-----------------------------------------------------------------------------------------------------------
If you feel this video is relevant to your domain and useful, please like the video and subscribe to this channel.
Your queries/suggestions are most welcome in the comment section.
------------------------------------------------------------------------------
Connect with us
All links in one page: https://www.teamvlsi.com/p/contact_8....
Support Us: https://www.teamvlsi.com/p/donate-us....
Blog: https://www.teamvlsi.com
Facebook Page: / teamvlsi
WhatsApp Group: https://chat.whatsapp.com/C2B7VjYwCic...
Telegram Group: https://t.me/teamvlsi (Or search team VLSI on telegram)
Email: [email protected]
#LatchVsFlipflop #LatchAndFlipFlopCircuits #LatchFunctions